豪威(Omnivision)笔试题目(2005)
面试笔试3.24W
Omnivision examiner use only
2005 china career fair exam
1 logic design
e is a fifo design which the clock of data input is running at 100mhz,while the clock of data output is running at input data is a fix pattern .800 input clocks carry in 800 data continuously,and the other 200 clocks carry in no big the fifo should be in order to avoid data over/under_run?please select the minimum depth below to meet the requirement.
A.160 b.200 c.800 d .1000
osedly there is acombinational circuit between two registers driven by a will you do if the delay of the combinational circuit is greater than the clock signal?
reduce clock frequency increase clock frequency
make it pipelining d to make it multi_cycle
h of the follow circuits can generate gitch free gated_clk?
ys@(posedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(posedge clk) gated <=en;assign gated_clk=gated|~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated|~clk;
’re working on a specification of a system with some digital parameter has min,typ and max h column would you put setup and hold time?
p time in max,hold time in min
p time in min,hold time in max
in max
in min
e are 3 ants at 3corners of a triangle. They randomly start moving towards another is the probability that won’t collide?
a.0
b.1/8
c/1/4
d.1/3
you look at a clock and the time is 3: is angle between the hour and the minute hand?
a.0
b.360/48
3.360/12
d.360/4
many times per day a clock’s hands overlap?
a.11
b.22
c.24
d.26
8.d flip-flop :t_setup=3 ns; t_hold =1 ns; t_ck2q= is the max clock frequency the circuit can handle?
A.200mhz
b.250mhz
c.500mhz
d.1ghz
ical design
re tape-out,which routine check should be performed for your layout database in 0.18 um process?
&antenna
lation
to fix antenna effect?
the wire wider and shorter
ge lower metal to upper metal
ect with diode of metal and diffusion
ge upper metal to lower metal
e.b&c
se expain lvs
c versus schematic
ut versus schematic
ut via synthesis
c via synthesis
to control clock skew?
balanced clock tree
ease the fanout
clock buffer evenly
ease clock latency
to avoid hold_time violation?
r the clock speed
clock arrive later
clock arrive earlier
data arrive later
data arrive earlier
kinds of factors reflect good floor plan?
routing
timing met
gh power supply
d.a&b
e.a&b&c
cause cell delay?
t-pin transition time
ut-pin capacitance.
ut-pin resistance
d.a&b
e.b&c
need i/o pads for each chip?
protection
age level shift
h-up prevention
d.a&c
e.a&b&c
h one is worse-case in 0.18um process?
1.1.8v,25c
2.1.98v,125c
3.1.62v,-40c
4.1.62v,125c
5.1.98v,-40c
power plan is not good,what’ll happen to the chip?
a.hot-spot
age drop
ng not met
ing is tough
of above
itecture design
are two images,the first image has a person in front of a blackboard in a classroom and the second image has a person in front of a lush two images are compressed using the jpeg algorithm.
first image will have larger file size.
second image will have a larger file size.
would you round a 10b number,x,at the 3rd(上角)bit?
a.(x>>2)<<2.
b.(x>>3)<<3.
c.((x+4)>>2)<<2
d.((x+4)>>2)<<3
e.((x+8)>>2)<<3
f.((x+8)>>3)<<3
happens if the number in 2 is negative?
A ignore
it absolute ,do the operation in 2,and add sign back
of the above
would you multiply a 4 in hardware?
4 adders each is offset from the provious adder by 1bit.
a booth multip;ier with 4b coefficient.
wires.
a barrel shifter.
is a fifo?what is a filo?which one is a queue? Which one is a stack?
is a queue and filo is a stack.
is the name of a dog. Filo is the name of a cat.
is a stack and filo is a queue.
would you design a barrel shifter?
multiple stages of 2乘2 multiplexers
a crossbar switch that can switch any inputs to any outputs
a clos network
muxes to switch between all combinations of hardwired shifts.
还有chip verification、algorithm design、hardware design、analog design。
2005 china career fair exam
1 logic design
e is a fifo design which the clock of data input is running at 100mhz,while the clock of data output is running at input data is a fix pattern .800 input clocks carry in 800 data continuously,and the other 200 clocks carry in no big the fifo should be in order to avoid data over/under_run?please select the minimum depth below to meet the requirement.
A.160 b.200 c.800 d .1000
osedly there is acombinational circuit between two registers driven by a will you do if the delay of the combinational circuit is greater than the clock signal?
reduce clock frequency increase clock frequency
make it pipelining d to make it multi_cycle
h of the follow circuits can generate gitch free gated_clk?
ys@(posedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(posedge clk) gated <=en;assign gated_clk=gated|~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated|~clk;
’re working on a specification of a system with some digital parameter has min,typ and max h column would you put setup and hold time?
p time in max,hold time in min
p time in min,hold time in max
in max
in min
e are 3 ants at 3corners of a triangle. They randomly start moving towards another is the probability that won’t collide?
a.0
b.1/8
c/1/4
d.1/3
you look at a clock and the time is 3: is angle between the hour and the minute hand?
a.0
b.360/48
3.360/12
d.360/4
many times per day a clock’s hands overlap?
a.11
b.22
c.24
d.26
8.d flip-flop :t_setup=3 ns; t_hold =1 ns; t_ck2q= is the max clock frequency the circuit can handle?
A.200mhz
b.250mhz
c.500mhz
d.1ghz
ical design
re tape-out,which routine check should be performed for your layout database in 0.18 um process?
&antenna
lation
to fix antenna effect?
the wire wider and shorter
ge lower metal to upper metal
ect with diode of metal and diffusion
ge upper metal to lower metal
e.b&c
se expain lvs
c versus schematic
ut versus schematic
ut via synthesis
c via synthesis
to control clock skew?
balanced clock tree
ease the fanout
clock buffer evenly
ease clock latency
to avoid hold_time violation?
r the clock speed
clock arrive later
clock arrive earlier
data arrive later
data arrive earlier
kinds of factors reflect good floor plan?
routing
timing met
gh power supply
d.a&b
e.a&b&c
cause cell delay?
t-pin transition time
ut-pin capacitance.
ut-pin resistance
d.a&b
e.b&c
need i/o pads for each chip?
protection
age level shift
h-up prevention
d.a&c
e.a&b&c
h one is worse-case in 0.18um process?
1.1.8v,25c
2.1.98v,125c
3.1.62v,-40c
4.1.62v,125c
5.1.98v,-40c
power plan is not good,what’ll happen to the chip?
a.hot-spot
age drop
ng not met
ing is tough
of above
itecture design
are two images,the first image has a person in front of a blackboard in a classroom and the second image has a person in front of a lush two images are compressed using the jpeg algorithm.
first image will have larger file size.
second image will have a larger file size.
would you round a 10b number,x,at the 3rd(上角)bit?
a.(x>>2)<<2.
b.(x>>3)<<3.
c.((x+4)>>2)<<2
d.((x+4)>>2)<<3
e.((x+8)>>2)<<3
f.((x+8)>>3)<<3
happens if the number in 2 is negative?
A ignore
it absolute ,do the operation in 2,and add sign back
of the above
would you multiply a 4 in hardware?
4 adders each is offset from the provious adder by 1bit.
a booth multip;ier with 4b coefficient.
wires.
a barrel shifter.
is a fifo?what is a filo?which one is a queue? Which one is a stack?
is a queue and filo is a stack.
is the name of a dog. Filo is the name of a cat.
is a stack and filo is a queue.
would you design a barrel shifter?
multiple stages of 2乘2 multiplexers
a crossbar switch that can switch any inputs to any outputs
a clos network
muxes to switch between all combinations of hardwired shifts.
还有chip verification、algorithm design、hardware design、analog design。
-
青岛啤酒计算机管理笔经
青岛啤酒的要求挺高,在招聘会投简历时还要求看成绩,要求CET-6。青岛啤酒给解决户口问题,落户市南区,签订代理劳动协议。我参加了青岛啤酒的笔试,不过没有通过,一个小时的笔试,还有一些开放性的问题的回答,也是写出来,比如:。经理让你去济南买2000箱百事可乐,你的安排流程。...
-
中钢笔试感悟
今天去中钢笔试,才走近中钢的那栋大厦就有一种扑面而来的奢华气。待进到会议室,更是感受到了那种气势。大概200平方米的大会议室,然后前台还播着中钢的视频介绍,果然央企就是不一样啊。1个小时的英语,觉得自己的英语真的还不如大学了,毕竟是熟能生巧啊。1个半小时的...
-
五矿集团笔试经验
昨天中午,老板没有请我吃饭。我就自己去吃了吉野家,吃完饭之后,就在座位上看人来人往。开始的时候,我的右边坐的是一对情侣。不过还好,没有像大学食堂里面那么腻歪歪的相互喂饭。情侣走后,就来了几个甘家口商场的工作大妈。因为都是中年妇女,估计社会地位和工资都比较...
-
重庆联通笔试--通信类
前两周忘了什么时间去笔试重庆联通,地点重庆党校,又是大清早浑浑僵僵下了山,按点到了河运校附近。通信的看考场笔试的一共60位,其它的考场则是考人力之类,似乎搞的还满正式。开考前,周围看看,重邮通信的研究生至少也有个十五个吧。考场的HR先是恭喜大家顺利参加笔试,说...
相关文章
- 豪威(Omnivision)笔试题目
- 英文简历(行政助理)ADMINISTRATIVE ASSISTANT(Personnel)
- Macquarie psychometric assessment 笔经(上海交大BBS 2007.12.26)
- 泰鼎(Trident) 笔试题目(IC logic design CM方向)
- 英语名言警句nothing is impossible to a willing mind
- 英伟达(NVIDIA)笔试题目(graphics architect的intern)
- Nov 9, Citi Online Test 笔经
- 路易威登(Louis Vuitton)面试题目
- 凹凸电子笔试题目(Linux Software Engineer)
- 奇梦达(Qimonda)笔试面试经验(Product Engineer 西安)